



Advanced Validation Labs, Inc.

17665B Newhope Street, Fountain Valley, CA 92708 (714) 435-2630




Intel PCSD Server Memory Compatibility Test Certificate	
Test System: Intel S2600WF (Wolf Pass)	Test Result: Pass

Leveraged System(s): R1208WFTYS, R1304WF, R1304WFOYS, R1304WFTYS, R2000WF, R2208WFOZS, R2208WFTZS, R2224WFTZS, R2308WFTZS, R2312WFOFP, R2312WFTZS, S2600WFO, S2600WFQ, S2600WFT

Modules Information									
DIMM Vendor	DIMM Part Number	Type	Voltage	Size	Config.	Speed	CL	R/C	Rank
Kingston	KSM26LQ4/64HCM	LRDIMM	1.2V	64GB	8Gx72	2666	19	D2	QR
DRAM Vendor	DRAM Part Number	DRAM Density / Width / Date Code			Register Vendor / Rev.		DIMM Composition		
SK Hynix	H5ANAG4NCPV-KVC	8Gb	2048Mx4bit	1913	Montage	A0	(2048Mx4)*4*72		

System Configuration		
SETUP	System #1	System #2
AVL S/N	H170060-003	
System S/N	BQWF83600199	
Board Rev. (PBA)	H48104-863	
CPU Type	Intel CLX 2.20 GHz	
Chipset	Intel 62X Series	
BIOS	01.0261	01.0261
BMC / ME	1.83 / 04.01.03.237	1.83 / 04.01.03.237
FUR/SDR	1.74	1.74
OS	Windows Server 2016 Standard	
Test Tool	iWVSS 2.8.0, SELViewer, Syscfg, WinPIRA	

Testing Summary		
Test Items	Test Description	Test Results
1. Latest BIOS Upgrade & Configuration check	Record memory Size and Speed detection from BIOS	Done
2. SPD Check	DIMM SPD content check for JEDEC compliance	Pass
3. Memory Stress	Test for 6 hours @ Max and Min Loading	HVDD Hot Pass
4. Memory Stress		HVDD Cold Pass
5. Memory Stress		LVDD Hot Pass
6. Memory Stress		LVDD Cold Pass
Note:		



AVL USE ONLY:							
Completed by:	Andy Chang	Completion Date:	08/08/2019	AVL A#	U191257	AVL W/O	WF2523
Comments:							

4C Minimum Loading						4C Maximum Loading					
Start Date		7/24/2019				Start Date		07/24/19			
DIMM Voltage		1.22v / 1.16v				DIMM Voltage		1.22v / 1.16v			
DIMM	S/N	A	B	C	D	DIMM	S/N	A	B	C	D
CPU1 A1	56-001	P	P	P	P	CPU1 A1	56-001	P	P	P	P
CPU1 A2						CPU1 A2	56-002	P	P	P	P
CPU1 B1	56-002	P	P	P	P	CPU1 B1	56-003	P	P	P	P
CPU1 B2						CPU1 B2	56-004	P	P	P	P
CPU1 C1	56-003	P	P	P	P	CPU1 C1	56-005	P	P	P	P
CPU1 C2						CPU1 C2	56-006	P	P	P	P
CPU1 D1	56-004	P	P	P	P	CPU1 D1	56-007	P	P	P	P
CPU1 D2						CPU1 D2	56-008	P	P	P	P
CPU1 E1	56-005	P	P	P	P	CPU1 E1	56-009	P	P	P	P
CPU1 E2						CPU1 E2	56-010	P	P	P	P
CPU1 F1	56-006	P	P	P	P	CPU1 F1	56-011	P	P	P	P
CPU1 F2						CPU1 F2	56-012	P	P	P	P
CPU2 G1	57-001	P	P	P	P	CPU2 G1	57-001	P	P	P	P
CPU2 G2						CPU2 G2	57-002	P	P	P	P
CPU2 H1	57-002	P	P	P	P	CPU2 H1	57-003	P	P	P	P
CPU2 H2						CPU2 H2	57-004	P	P	P	P
CPU2 I1	57-003	P	P	P	P	CPU2 I1	57-005	P	P	P	P
CPU2 I2						CPU2 I2	57-006	P	P	P	P
CPU2 J1	57-004	P	P	P	P	CPU2 J1	57-007	P	P	P	P
CPU2 J2						CPU2 J2	57-008	P	P	P	P
CPU2 K1	57-005	P	P	P	P	CPU2 K1	57-009	P	P	P	P
CPU2 K2						CPU2 K2	57-010	P	P	P	P
CPU2 L1	57-006	P	P	P	P	CPU2 L1	57-011	P	P	P	P
CPU2 L2						CPU2 L2	57-012	P	P	P	P