



**Advanced Validation Labs, Inc.**

17665B Newhope Street, Fountain Valley, CA 92708 (714) 435-2630

**Intel PCSD Server Memory Compatibility Test Certificate**



Test System: **Intel S2600WF (Wolf Pass)**

Test Result: **Pass**

Leveraged System(s): R1208WFTYS, R1304WF, R1304WF0YS, R1304WFTYS, R2000WF, R2208WF0ZS, R2208WFTZS, R2224WFTZS, R2308WFTZS, R2312WF0NP, R2312WFTZS, S2600WF0, S2600WFQ, S2600WFT

Modules Information									
DIMM Vendor	DIMM Part Number	Type	Voltage	Size	Config.	Speed	CL	R/C	Rank
Kingston	KSM26RS4/32MEI	RDIMM	1.2V	32GB	4Gx72	2666	19	C	SR
DRAM Vendor	DRAM Part Number	DRAM Density / Width / Date Code			Register Vendor / Rev.		DIMM Composition		
Micron	MT40A4G4JC-062E:E	16Gb	4096Mx4bit	2024	IDT	B1	(4096Mx4)72		

System Configuration		
SETUP	System #1	System #2
AVL S/N	H170060-003	N/A
System S/N	BQWF83600199	BQWF71900128
Board Rev. (PBA)	H48104-863	H48104-703
CPU Type	Intel CLX 2.50 GHz	Gold 6252 / 2.1 GHz
Chipset	Intel 62X Series	
BIOS	02.01.5010	02.01.0013
BMC / ME	2.48 / 04.01.04.381	2.48 / 04.01.04.423
FUR/SDR	2.01	2.01
OS	Windows Server 2016 Standard	
Test Tool	iWVSS 2.9.2, SELViewer, Syscfg, WinPIRA	

Testing Summary		
Test Items	Test Description	Test Results
1. Latest BIOS Upgrade & Configuration check	Record memory Size and Speed detection from BIOS	Done
2. SPD Check	DIMM SPD content check for JEDEC compliance	Pass
3. Memory Stress	Test for 6 hours @ Max and Min Loading	HVDD Hot <b>Pass</b>
4. Memory Stress		HVDD Cold <b>Pass</b>
5. Memory Stress		LVDD Hot <b>Pass</b>
6. Memory Stress		LVDD Cold <b>Pass</b>
Note:		

Memory Module Image							
AVL USE ONLY:							
Completed by:	Andy Chang	Completion Date:	10/27/2021	AVL A#	U201576	AVL W/O	WG0270
Comments:							

Test Results											
4C Minimum Loading					4C Maximum Loading						
Start Date	10/15/2021				Start Date	10/15/21					
DIMM Voltage	1.22v / 1.16v				DIMM Voltage	1.22v / 1.16v					
DIMM	S/N	A	B	C	D	DIMM	S/N	A	B	C	D
CPU1 A1	0001	P	P	P	P	CPU1 A1	0001	P	P	P	P
CPU1 A2						CPU1 A2	0002	P	P	P	P
CPU1 B1	0002	P	P	P	P	CPU1 B1	0003	P	P	P	P
CPU1 B2						CPU1 B2	0004	P	P	P	P
CPU1 C1	0003	P	P	P	P	CPU1 C1	0005	P	P	P	P
CPU1 C2						CPU1 C2	0006	P	P	P	P
CPU1 D1	0004	P	P	P	P	CPU1 D1	0007	P	P	P	P
CPU1 D2						CPU1 D2	0008	P	P	P	P
CPU1 E1	0005	P	P	P	P	CPU1 E1	0009	P	P	P	P
CPU1 E2						CPU1 E2	0010	P	P	P	P
CPU1 F1	0006	P	P	P	P	CPU1 F1	0011	P	P	P	P
CPU1 F2						CPU1 F2	0012	P	P	P	P
CPU2 G1	0007	P	P	P	P	CPU2 G1	0013	P	P	P	P
CPU2 G2						CPU2 G2	0014	P	P	P	P
CPU2 H1	0008	P	P	P	P	CPU2 H1	0015	P	P	P	P
CPU2 H2						CPU2 H2	0016	P	P	P	P
CPU2 I1	0009	P	P	P	P	CPU2 I1	0017	P	P	P	P
CPU2 I2						CPU2 I2	0018	P	P	P	P
CPU2 J1	0010	P	P	P	P	CPU2 J1	0019	P	P	P	P
CPU2 J2						CPU2 J2	0020	P	P	P	P
CPU2 K1	0011	P	P	P	P	CPU2 K1	0021	P	P	P	P
CPU2 K2						CPU2 K2	0022	P	P	P	P
CPU2 L1	0012	P	P	P	P	CPU2 L1	0023	P	P	P	P
CPU2 L2						CPU2 L2	0024	P	P	P	P