

DRAM

Kingston DDR4 DRAM for embedded applications

Kingston on-board DDR4 DRAM is designed to meet the needs of embedded applications and offers a high-speed option with lower power consumption.

#KingstonIsWithYou more >>

MARKET SEGMENTS



Industrial IoT / robotics & factory automation



5G networking/telecommunications communication modules (Wi-Fi routers and mesh devices)



Office equipment, medical devices, ATMs, vending machines



Smart home (sound bars, thermostats, fitness equipment, vacuums, IPTVs, beds, taps)



Smart city (HVAC, lighting, power monitoring/metering, parking meters)

DDR4 PART NUMBERS AND SPECIFICATIONS

Part Number	Capacity	Description	Package	Configuration (Words x Bits)	Speed Mbps	VDD, VDDQ	Operating Temperature
D5116AN9CXGRK	8Gb	96 ball FBGA DDR4 C-Temp	7.5x13x1.2	512Mx16	2666 Mbps	1.2V	0°C +95°C
D5116AN9CXGXN	8Gb	96 ball FBGA DDR4 C-Temp	7.5x13x1.2	512Mx16	3200 Mbps	1.2V	0°C +95°C
D2516ACXGXGRK	4Gb	96 ball FBGA DDR4 C-Temp	7.5x13x1.2	256Mx16	2666 Mbps	1.2V	0°C +95°C
D5116AN9CXGXNI	8Gb	96 ball FBGA DDR4 I-Temp	7.5x13x1.2	512Mx16	3200 Mbps	1.2V	-40°C +95°C
D1028AN9CPGXNI	8Gb	78 ball FBGA DDR4 I-Temp	7.5x13x1.2	512Mx8	3200 Mbps	1.2V	-40°C +95°C

KEY FEATURES

- Double-data-rate architecture: two data transfers per clock cycle
- The high-speed data transfer is realised by the 8 bits prefetch pipelined architecture
- Bi-directional differential data strobe (DQS and /DQS) is transmitted/received with data for capturing data at the receiver
- DQS is edge-aligned with data for READs; centre-aligned with data for WRITEs
- Differential clock inputs (CK t and CK c)
- DLL aligns DQ and DQS transitions with CK transitions
- Data mask (DM) writes data-in at both the rising and falling edges of the data strobe
- Write Cycle Redundancy Code (CRC) is supported
- Programmable preamble for read and write is supported
- $\bullet\,$ Programmable burst length 4/8 with both nibble sequential and interleave mode
- BL switch on the fly
- Driver strength selected by MRS
- Dynamic on-die termination supported
- Two termination states such as RTT PARK and RTT NOM switchable by ODT pin
- Asynchronous RESET pin supported
- ZQ calibration supported
- Write levelisation supported
- This product is in compliance with the RoHS directive
- Internal Vref DQ level generation is available
- TCAR (Temperature Controlled Auto Refresh) mode is supported
- LP ASR (Low Power Auto Self Refresh) mode is supported
- Command Address (CA) parity (command/address) mode is supported
- Per DRAM Addressability (PDA)
- Fine granularity refresh is supported
- Geardown mode (1/2 rate, 1/4 rate) is supported
- Self refresh abort is supported
- Maximum power saving mode is supported
- Banks grouping is applied, and CAS to CAS latency (tCCD L, tCCD S) for the banks in the same or different bank group accesses is available
- DMI pin support for write data masking and DBIdc functionality



